Formal Methods: State of the Art and Future Directions

Edmund M. Clarke and Jeannette M. Wing

September 1996
CMU-CS-96-178

School of Computer Science
Carnegie Mellon University
Pittsburgh, PA 15213

This paper will appear as part of a special issue of the *ACM Computing Surveys* devoted to reporting on the ACM Strategic Directions in Computing Research Workshop held at MIT, Cambridge, MA, June 14-15, 1996. The Formal Methods Working Group members, not all of whom attended the meeting are: Rajeev Alur, Edmund Clarke (co-chair), Rance Cleaveland, David Dill, Allen Emerson, Stephen Garland, Steven German, John Guttag, Anthony Hall, Thomas Henzinger, Gerard Holzmann, Cliff Jones, Robert Kurshan, Nancy Leveson, Kenneth McMillan, J Moore, Doron Peled, Amir Pnueli, John Rushby, Natarajan Shankar, Joseph Sifakis, Prasad Sistla, Bernhard Steffen, Pierre Wolper, Jeannette Wing (co-chair), Jim Woodcock, and Pamela Zave.

This research is sponsored in part by the Wright Laboratory, Aeronautical Systems Center, Air Force Materiel Command, USAF, and the Advanced Research Projects Agency (ARPA) under grant number F33615-93-1-1330. Views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily representing official policies or endorsements, either expressed or implied, of Wright Laboratory or the United States Government.

Keywords: Software engineering, formal methods, formal specification, hardware verification, model checking, theorem proving

Abstract

We survey recent progress in the development of mathematical techniques for specifying and verifying complex hardware and software systems. Many of these techniques are capable of handling industrial-sized examples; in fact, in some cases these techniques are already being used on a regular basis in industry. Success in formal specification can be attributed to notations that are accessible to system designers and to new methodologies for applying these notations effectively. Success in verification can be attributed to the development of new tools such as more powerful theorem provers and model checkers than were previously available. Finally, we suggest some general research directions that we believe are likely to lead to technological advances. Although it is difficult to predict where the future advances will come, optimism about the next generation of formal methods is justified in view of the progress during the past decade. Such progress, however, will strongly depend on continued support for basic research on new specification languages and new verification techniques.

1. Introduction

Hardware and software systems will inevitably grow in scale and functionality. Because of this increase in complexity, the likelihood of subtle errors is much greater. Moreover, some of these errors may cause catastrophic loss of money, time, or even human life. A major goal of software engineering is to enable developers to construct systems that operate reliably despite this complexity. One way of achieving this goal is by using *formal methods*, which are mathematically-based languages, techniques, and tools for specifying and verifying such systems. Use of formal methods does not *a priori* guarantee correctness. However, they can greatly increase our understanding of a system by revealing inconsistencies, ambiguities, and incompletenesses that might otherwise go undetected.

The first part of this report assesses the state of the art in *specification* and *verification*. For verification, we highlight advances in *model checking* and *theorem proving*. In the three sections on specification, model checking, and theorem proving, we explain what we mean by the general technique and briefly describe some successful case studies and well-known tools. The second part of this report outlines future directions in fundamental concepts, new methods and tools, integration of methods, and education and technology transfer. We close with summary remarks and pointers to resources for more information.

2. State of the Art

In the past, the use of formal methods in practice seemed hopeless. The notations were too obscure, the techniques did not scale, and the tool support was inadequate or too hard to use. There were only a few non-trivial case studies and together they still were not convincing enough to the practicing software or hardware engineer. Few people had the training to use them effectively on the job.

Only recently have we begun to see a more promising picture for the future of formal methods. For software specification, industry is open to trying out notations like Z to document a system's properties more rigorously. For hardware verification, industry is adopting techniques like model checking and theorem proving to complement the more traditional one of simulation. In both areas, researchers and practitioners are performing more and more industrial-sized case studies, and thereby gaining the benefits of using formal methods.

2.1. Specification

Specification is the process of describing a system and its desired properties. Formal specification uses a language with a mathematically-defined syntax and semantics. The kinds of system properties might include functional behavior, timing behavior, performance characteristics, or internal structure. So far, specification has been most successful for behavioral properties. One current trend is to integrate different specification languages, each able to handle a different aspect of a system. Another is to handle non-behavioral aspects of a system like its performance, real-time constraints, security policies, and architectural design.

Some formal methods such as Z [Spi88], VDM [Jon86], and Larch [GH93] focus on specifying the behavior of sequential systems. States are described in terms of rich mathematical structures like sets, relations, and functions; state transitions are given in terms of pre- and post-conditions. Other methods such as CSP [Hoa85], CCS [Mil80], Statecharts [Har87], Temporal Logic [MP91, Lam84], and I/O automata [LT87] focus on specifying the behavior of concurrent systems; states typically range over simple domains like integers or are left uninterpreted, and behavior is defined in terms of sequences, trees, or partial orders of events. Still others such as RAISE [NHWG89] and LOTOS [ISO87] wed two different methods, one for handling rich state spaces and one for handling complexity due to concurrency. Common to all these methods is the use of the mathematical concepts of abstraction and composition.

The process of specification is the act of writing things down precisely. The main benefit in so doing is intangible—gaining a deeper understanding of the system being specified. It is through this specification process that developers uncover design flaws, inconsistencies, ambiguities, and incompletenesses. A tangible by-product of this process, however, is an artifact, which itself can be formally analyzed, e.g., checked to be internally consistent or used to derive other properties of the specified system. The specification is a useful communication device between customer and designer, between designer and implementor, and between implementor and tester. It serves as a companion document to the system's source code, but at a higher level of description.

Notable Examples

- **CICS**. Oxford University and IBM Hursley Laboratories collaborated in the 1980s on using Z to formalize part of IBM's Customer Information Control System, an on-line transaction processing system with thousands of installations worldwide [HK91]. Measurements taken by IBM throughout the development process indicated an overall improvement in the quality of the product, a reduction in the number of errors discovered, and earlier detection of errors found in the process. IBM also estimated a 9% reduction in the total development cost of the new release. The success of this work is well-known and resulted in the Queen's Award for Technological Achievement. It inspired many others to follow suit.

- **CDIS**. In 1992 Praxis delivered to the UK Civil Aviation Authority the CCF Display Information System, a part of the new air traffic management system for London's airspace [Hal96]. CDIS is a distributed, fault-tolerant system implemented on nearly 100 computers linked in a dual local area network. Praxis used formal methods as an integral part of the development process and in conjunction with other software engineering, project management, and quality assurance techniques. During requirements analysis, formal description supplemented informal and structured requirements notations. At the system specification stage, an abstract VDM model was developed in conjunction with concrete user interface definitions, semi-formal definitions of the concurrent behavior, and definitions of external interfaces. During design, the abstract VDM was refined into more concrete module specifications. At a lower level, the software for the dual LAN was specified and developed formally using CCS.

  Productivity on the project was the same or better than on comparable projects carried out using informal methods. There was, in other words, no net cost in using formal methods. However, the perceived and measured quality of the software was much higher. The delivered software had a defect rate of about 0.75 faults per thousand lines of code, a figure two to ten times better than that for published projects and on comparable software in air traffic control applications that did not use formal methods.

- **Lockheed C130J**. Praxis has been recently working with Lockheed on analyzing the code for the avionic software of the Lockheed C130J [CS95] being supplied to the US Air Force and RAF. The software is coded in the SPARK-annotated subset of Ada. Specifications are written in the Software Productivity Consortium's CORE notation [SPC93], which is based on Parnas's tabular specifications [Hen80, JPZ96]. Many would expect that the use of SPARK would add to the cost of the software, while improving its quality. The added quality, however, decreased the overall cost of software development because of the huge savings in testing. The use of SPARK annotations to specify the behavior of the modules led to software which is close to being "correct by construction" and hence passes its tests instead of requiring expensive rework.

- **TCAS**. In the early 1990s, the Safety-Critical Systems Research Group at the University of California, Irvine (now at the University of Washington) produced a formal requirements specification for the Traffic Collision Avoidance System (TCAS) II, required on all commercial aircraft flying in U.S. airspace. They used the Requirements State Machine Language (RSML), which is based on Statecharts with changes made to overcome difficulties found during the specification process. Although an industry group was attempting to provide an English language specification at the same time, the complexity of

TCAS impeded that process; eventually the English specification effort was abandoned and the RSML specification was adopted instead. After a group of industry and university representatives produced a first draft of the TCAS II specification, a private company on behalf of the Federal Aviation Administration took over the specification effort; official TCAS II documentation still uses RSML. Both the private company and the original university researchers have produced automated tools for RSML including simulators, test case generators and other test tools, and safety analysis tools. The TCAS II specification has been automatically checked for mathematical completeness and consistency [HL96] and provably-correct code can now be automatically generated from RSML specifications.

The TCAS II project demonstrated (1) the practicality of writing a formal requirements specification for a complex, process-control system and (2) the feasibility of building a formal model of a system that is readable and reviewable by application experts without special training.

Other case studies in formal specification have been performed primarily on commercial and safety-critical systems. Some are proprietary or lack documentation that we can cite. To give the reader a sense of the applicability of formal methods, we list below some for which we can provide references.

- **Databases**. An HP Medical Instruments real-time database for storing patient monitoring information [Bea91].
- **Devices**. A Tektronix family of oscilloscopes [DG90]; a Schlumberger line of household electricity meters [ABR96].
- **Hardware**. An INMOS floating point processor [Bar89]; the virtual channel processor in INMOS's T9000 transputer [Bar95]. (Also see Section 2.2.2.)
- **Medical**. The Clinical Neutron Therapy System at the University of Washington (cyclotron controller) [Jac95].
- **Nuclear**. Argonne National Laboratories' work on the Reactor Safety System for the Experimental Breeder Reactor-II [CKSW87, KSW89]; the shutdown system of the Darlington Nuclear Generating System in Canada [A$^+$90].
- **Security**. The security policy model for the NATO Air Command and Control System [Bos95]; the secure transmission of datagrams in the Multinet Gateway System [D$^+$84]; the Token-based Access Control System of the U.S. National Institute of Standards and Technology [KD90].
- **Telephony**. Various features of AT&T's 5ESS telephone switching system using Esterel [JPO96] and combinations of Z and CSP [MZ95, Zav95, ZJ96]; the University of Passau and Siemens Nixdorf's joint work on customizable telephone services and features [SMCB96], recently done for Deutsche Telekom.
- **Transportation**. The automatic train protection system for the Paris Metro [CDDM92, GH90]; British Rail's signaling rules [Kin94]; and the on-board avionics software for an Israel aircraft [Har92].

See also [CGR93a, CGR93b, CGR94, CGR95] for a description of twelve case studies in formal methods (most cited above).

2.2. Verification

Two well-established approaches to verification are model checking and theorem proving. They go one step beyond specification; these formal methods are used to analyze a system for desired properties.

2.2.1. Model Checking

Model checking is a technique that relies on building a finite model of a system and checking that a desired property holds in that model. Roughly speaking the check is performed as an exhaustive state space search which is guaranteed to terminate since the model is finite. The technical challenge in model checking is in devising algorithms and data structures that allow us to handle large search spaces. Model checking has been used primarily in hardware and protocol verification [CK96]; the current trend is to apply this technique to analyzing specifications of software systems.

Two general approaches to model checking are used in practice today. The first, *temporal model checking*, is a technique developed independently in the 1980s by Clarke and Emerson [CE81] and by Queille and Sifakis [QS81]. In this approach specifications are expressed in a temporal logic [Pnu81] and systems are modeled as finite state transition systems. An efficient search procedure is used to *check* if a given finite state transition system is a *model* for the specification.[1]

In the second approach, the specification is given as an automaton; then the system, also modeled as an automaton, is compared to the specification to determine whether or not its behavior conforms to that of the specification. Different notions of conformance have been explored, including language inclusion [HK90, Kur94a], refinement orderings [CPS93, Ros94], and observational equivalence [CPS93, FGK+96, RdS90]. Vardi and Wolper [VW86] showed how the temporal-logic model-checking problem could be recast in terms of automata, thus relating these two approaches.

In contrast to theorem proving, model checking is completely automatic and fast, sometimes producing an answer in a matter of minutes. Model checking can be used to check partial specifications, and so it can provide useful information about a system's correctness even if the system has not been completely specified. Above all, model checking's *tour de force* is that it produces counterexamples, which usually represent subtle errors in design, and thus can be used to aid in debugging.

The main disadvantage of model checking is the state explosion problem. In 1987 McMillan used Bryant's *ordered binary decision diagrams* (BDDs) [Bry86] to represent state transition systems efficiently, thereby increasing the size of the systems that could be verified. Other promising approaches to alleviating state explosion include the exploitation of partial order information [Pel96] and semantic minimization [ECB96] to eliminate unnecessary states from a system model.

Model checkers today are routinely expected to handle systems with between 100 and 200 state variables. They have checked interesting systems with 10^{120} reachable states [BCL+94], and by using appropriate abstraction techniques, they can check systems with an essentially unlimited number of states [CGL92]. As a result, model checking is now powerful enough that it is becoming widely used in industry to aid in the verification of newly developed designs.

Notable Examples

- **IEEE Futurebus+**. In 1992 Clarke and his students at Carnegie Mellon used SMV [McM93] to verify the cache coherence protocol described in the IEEE Futurebus+ Standard 896.1-1991 [CGH+93, Lon93]. They constructed a precise model of the protocol in the SMV input language and then used SMV to show that the resulting transition system satisfied a formal specification of cache coherence. They found a number of previously undetected errors and potential errors in the design of the protocol. This appears to be the first time that an automatic verification tool has been used to find errors in an IEEE standard. Although the development of the protocol began in 1988, all previous attempts to validate

[1] Exhaustive state space search, or reachability analysis, dates back to the earliest papers on Petri Nets. The term "model checking" was coined by Clarke and Emerson [CE81].

it were based entirely on informal techniques.

- **IEEE SCI**. In 1992 Dill and his colleagues at Stanford developed the Murphi finite state verification system and verified the cache coherence protocol of the Scalable Coherent Interface, IEEE Standard 1596-1992 [DDHY92]. The SCI standard defines several protocols, each a subset of the next. They constructed a model of a "typical" protocol and supplied a specification of properties necessary for cache coherence. To avoid errors in the translation, they based their model directly on the C code that is given as a definition of the SCI standard. Since the number of states of the model could be very large, they verified only small instances of the system. Even with this simplification, they found several errors in the protocol, ranging from omissions of variable initializations to subtle logical errors. These errors existed in the rather basic subset that they defined, although the protocol had been extensively discussed, simulated, and even implemented.

- **Stereo components**. One of the emerging application domains of automatic verification is the design of hybrid systems, which consist of both discrete and continuous components. In 1994, Bosscher, Polak, and Vaandrager won a best-paper award for proving manually the correctness of a control protocol used in Philips stereo components [BPV94]. In 1995, Ho and Wong-Toi verified an abstraction of the protocol using the symbolic model checker HyTech and inferred, fully automatically, a more efficient timing of the protocol than the one used by Philips [HW95]. Also in 1995, Daws and Yovine used the verification tool Kronos [DY95] to check automatically all the properties stated and handproved by Bosscher et al. In 1996, Bengtsson and his colleagues model checked the entire protocol, thus completing the quest of fully automating a human proof that as little as two years ago was considered far out of reach for algorithmic methods [BGK+96].

- **ISDN/ISUP**. The NewCoRe Project was the first full-scale application of formal verification methods in a routine software design project within AT&T [Cha92, Hol94]. The project lasted from 1989 until 1992. Formal modeling and automated verification were applied to the development of the International Telecommunications Union (formerly CCITT) ISDN/IUPP (ISDN User Part Procotol). A team of five "verification engineers" formalized 145 requirements in temporal logic, and rendered the proofs with the help of a special-purpose model checker [Hol92, HP89]. A total of 7,500 lines of Specification and Description Language (SDL) source code (excluding comments) was verified; 112 errors were revealed (and fixed) in the high-level designs; approximately 55% of the original design requirements were discovered to be logically inconsistent.

- **HDLC**. A High-level Data Link Controller (HDLC) transmitter core was being designed at the Bell Labs Microelectronics Design Center in Madrid, Spain for an Application-Specific Integrated Circuit library of telecommunication macrocells. The standard design process included capture at the register-transfer level using VHDL, simulation, and synthesis. In 1996, late in the process, the formal verification team at Bell Labs offered to run some additional functional verification on the design [CRP96]. Since this design was considered to be practically finished, it was not expected that any errors would be found. Within five hours of work, six properties were specified and five were verified, using the FormalCheck verification tool [DG96]. The sixth property was found by FormalCheck to fail, uncovering a bug that would have at least reduced the throughput of the HDLC channel. More likely, this bug would have confused the higher level protocols causing lost transmissions. It took just a few minutes to identify and propose a fix for a design error that managed to escape many hours of logic simulation. The error was corrected and the correction was formally verified using FormalCheck. Plans are now in the works at the Madrid design center to include model checking as part of the standard design process.

- **PowerScale** In 1995 a group at Bull in collaboration with researchers of the Verimag Laboratory used LOTOS to describe the processors, memory controller, and bus arbiter of the multiprocessor architecture called PowerScale. This architecture is based on IBM's PowerPC microprocessor and is used in Bull's Escala series of servers and workstations[2]. They identified four correctness properties, which express the essential requirements for a proper functioning of the arbitration algorithm, and formalized

[2] PowerScale and Escala are registered trademarks of Bull.

the properties and algorithm in terms of bisimulation relations (modulo abstractions) between finite labelled transition systems. Using the compositional and on-the-fly model checking techniques implemented in the CÆSAR/ALDÉBARAN Development Package (CADP) toolbox, the correctness of the arbitration algorithm was established automatically in a few minutes [CGM+96].

- **Buildings.** In 1995 civil engineers at North Carolina State University used the Concurrency Workbench to analyze the timing properties of a distributed active structural control system [ECB96]. The system in question was designed to make buildings more resistant to earthquakes by sampling the forces being applied to the structure and using hydraulic actuators to exert countervailing forces. The engineers first coded their design in a timed version of the CCS language; the resulting model contained in excess of $2.12 * 10^{19}$ states and was not directly analyzable. However, by using the semantic minimization feature of the Concurrency Workbench, they were able to construct automatically a much smaller system with the same timing properties that could be analyzed. In the course of their analysis they uncovered an error in a timer setting that, if undetected, could have caused the active structural control component to worsen, rather than dampen, the vibration experienced by buildings during earthquakes.

Other successful industrial-sized case studies in model checking are too numerous to list. Evidence that model checking has "come-of-age" is that industry is building their own model checkers or simply using existing ones. Listed below are some well-known model checkers, roughly categorized according to whether the specification they check is given as a logical formula or as a machine:

- **Temporal logic model checkers**. The very first two model checkers were EMC [CE81, CES86, BCDM86] and CÆSAR [QS81, FGK+96]. SMV [McM93] is the first model checker to use BDDs. The Spin system [GPVW95, Hol91] uses partial order reduction to reduce the state explosion problem [HP94, Pel96]. Murphi [DDHY92] and UV [Kal94] are based on the Unity programming language [CM88]. The Concurrency Workbench [CPS93] verifies CCS processes for properties expressed as mu-calculus formulas. SVE [FSS+94], FORMAT [DJS95, DDK96], and CV [DB95] all focus on hardware verification. HyTech [AHH96] is a model checker for hybrid systems; Kronos [DY95, HNSY94], for real-time systems.

- **Behavior conformance checkers**. The Cospan/FormalCheck system [DG96, HK90] is based on showing inclusion between omega automata. FDR [Ros94] checks refinement between CSP programs; most recently, it has been used to verify and debug the Needham-Schroeder authentication protocol [Low96]. The Concurrency Workbench [CPS93] checks a similar notion of refinement between CCS programs; it and the tool Auto [RdS90] may also be used to minimize systems with respect to observational equivalence and to determine if two systems are observably equivalent.

- **Combination checkers**. Berkeley's HSIS [HBK93] combines model checking with language inclusion; Stanford's STeP [B+96a] system, with deductive methods; and VIS [B+96b], with logic synthesis. The PVS theorem prover [ORS92] has a model checker for the modal mu-calculus [RSS95]. METAFrame [SMC+96] is an environment that supports model checking in the entire software development process.

2.2.2. Theorem Proving

Theorem proving is a technique where both the system and its desired properties are expressed as formulas in some mathematical logic. This logic is given by a *formal system*, which defines a set of axioms and a set of inference rules. Theorem proving is the process of finding a proof of a property from the axioms of the system. Steps in the proof appeal to the axioms and rules, and possibly derived definitions and intermediate lemmas. While proofs can be constructed by hand, here, we focus only on machine-assisted theorem proving.

Theorem provers are increasingly being used today in the mechanical verification of safety-critical properties of hardware and software designs.

Theorem provers can be roughly classified in a spectrum from highly automated, general-purpose programs to interactive systems with special-purpose capabilities. The automated systems have been useful as general search procedures and have had noteworthy success in solving various combinatorial problems. The interactive systems have been more suitable for the systematic formal development of mathematics and in mechanizing formal methods.

In contrast to model checking, theorem proving can deal directly with infinite state spaces. It relies on techniques like structural induction to prove over infinite domains. Interactive theorem provers, by definition, require interaction with a human, so the theorem proving process is slow and often error-prone. In the process of finding the proof, however, the human user often gains invaluable insight into the system or the property being proved.

Notable Examples

- **SRT division algorithm**. In 1995 Clarke, German, and Zhao used automatic theorem-proving techniques based on symbolic algebraic manipulation to prove the correctness of an SRT division algorithm similar to the one in the Pentium [CGZ96]. This verification method runs automatically and could have detected the error in the Pentium, which was caused by a faulty quotient digit selection table. Later Rueß, Shankar, and Srivas used SRI's general-purpose theorem prover, PVS [ORS92], on this same example [RSS96].

- **Processor designs**. The Verity verification tool [KSL95] is widely used within IBM in the design of many processors such as the PowerPC and System/390. Applied in a hierarchical manner, the tool can handle entire processor designs containing millions of transistors [AK95]. Using this tool, the functional behavior of a hardware system at the register transfer level, gate level, or transistor level, is modeled as a boolean state transition function. Algorithms based on BDDs are used to check the equivalence of the state transition functions for different design levels.

- **Motorola 68020**. In 1991 Boyer and Yu constructed an Nqthm [BM79, BM88] specification of the Motorola 68020 microprocessor (including 80% of the user-mode instructions) [BY96]. They used the specification to prove the correctness of many binary machine code programs produced by commercial compilers from source code in such high-level languages as Ada, Lisp, and C. For example, Yu verified the MC68020 binary code produced by the "gcc" compiler for 21 of the 22 C programs in the Berkeley string library.

- **AMD5K86**. In 1995 Moore and Kaufmann of Computational Logic, Inc., and Lynch of Advanced Micro Devices, Inc., collaborated to prove the correctness of Lynch's microcode for floating point division on the AMD5K86. Starting from an informal proof of correctness they formalized their argument in the ACL2 logic [KM95] and checked it with the ACL2 mechanical theorem prover. Gaps and mistakes were found in the informal "proof" but in the end the microcode was mechanically shown to be correct [MLK96]. The entire effort took about nine weeks. The mechanical proof ended doubt of the code's correctness and allowed testers to focus on other routines. In 1996 Russinoff used ACL2 to check the correctness of the floating point square root microcode [Rus96]. He found bugs in the microcode itself; after they were fixed, the final version of the square root microcode was also mechanically proved correct.

- **Motorola CAP**. During 1992-1996 Brock of Computational Logic, Inc., working in collaboration with Motorola designers, developed an ACL2 specification of the entire Motorola Complex Arithmetic Processor (CAP), a microprocessor for digital signal processing (DSP). The CAP is the most complicated microprocessor yet formalized, with a three stage pipeline, six independent memories, four multiplier-accumulators, over 250 programmer-visible registers, and an instruction set allowing the

simultaneous modification of well over 100 registers in a single instruction. The formal specification tracked the evolving design and included a simpler non-pipelined view that was proved equivalent on a certain class of programs. Finally, Brock used ACL2 to verify the binary microcode for several DSP algorithms [BKM96].

- **AAMP5**. During 1993-1995 Srivas of the Stanford Research Institute and Miller of Rockwell International collaborated on the specification and verification of the Collins Commercial Avionics AAMP5 microprocessor. They used PVS to specify 108 of the 209 AAMP5 instructions and verified the microcode for 11 representative instructions [MS95].

As with model checking, an increase in the number and kinds of theorem provers provides evidence for a growing interest in theorem proving. There has been a corresponding increase in the number and kinds of examples to which theorem provers have been applied. Below is a list of some well-known theorem provers, categorized roughly by their degree of automation:

- **User-guided automatic deduction tools**. Systems like ACL2 [KM95], Eves [CKM+88], LP [GG88], Nqthm [BM79], Reve [Les83], and RRL [KM87] are guided by a sequence of lemmas and definitions but each theorem is proved automatically using built-in heuristics for induction, lemma-driven rewriting, and simplification. Nqthm, the Boyer-Moore theorem prover, has been used to check a proof of Gödel's first incompleteness theorem, and in a variety of large-scale verification efforts.
- **Proof checkers**. Examples include Coq [CCF+95], HOL [Gor87], LEGO [LP92], LCF [GMW79], and Nuprl [C+86]. They have been used to formalize and verify hard problems in mathematics and in program verification.
- **Combination provers**. Analytica [CZ93], which combines theorem proving with the symbolic algebra system Mathematica, has successfully proved some hard number-theoretic problems due to Ramanujam. Both PVS [ORS92] and STeP [B+96a] combine powerful decision procedures and model checking with interactive proof. PVS has been used to verify a number of hardware designs and reactive, real-time, and fault-tolerant algorithms.

3. Future Directions

The overarching goal of formal methods is to help engineers construct more reliable systems. Formal methods is thus an area that cuts across almost all other areas in Computer Science. Its foundations lie squarely in mathematics, its intended applications are hardware and software systems, and its potential users are all developers involved in the system engineering process.

Tremendous advances in the past decade have been made on all fronts. As technology improves, it becomes more feasible to attack harder and larger problems. Progress in the area depends on doing fundamental research, inventing new methods and building new tools, integrating different methods to work together, and making concerted efforts by researchers to work with practitioners to transfer technology effectively.

3.1. Fundamental Concepts

Significant advances in the practical use of formal methods have relied on fundamental results drawn from all areas in Computer Science, not necessarily directly intended for formal methods. Further work needs to be done in the areas of

- **Composition**. We need to understand how to compose methods, compose specifications, compose models, compose theories, and compose proofs.

- **Decomposition**. We need to develop more efficient methods for decomposing a computationally demanding global property into local properties whose verification is computationally simple (e.g., the task decomposition and localization reduction methods of [Kur94b]).
- **Abstraction**. Real systems are difficult to specify and verify without abstractions. We need to identify different kinds of abstractions, perhaps tailored for certain kinds of systems or problem domains, and we need to develop ways to justify them formally. We should explore how to use mechanical help to define and justify these abstractions.
- **Reusable models and theories**. Rather than defining models and theories from scratch each time a new application is tackled, it would be better to have reusable and parameterized models and theories.
- **Combinations of mathematical theories**. Many safety-critical systems have both digital and analog components. These hybrid systems require reasoning about both discrete and continuous mathematics.

  System developers would like to be able to predict how well their system will operate in the field. Indeed they often care more about performance than correctness. Performance modeling borrows strongly from probability, statistics, and queueing theory.
- **Data structures and algorithms**. To handle larger search spaces and larger systems, new data structures and algorithms, e.g., more concise data structures for representing boolean functions, are needed.

3.2. Methods and Tools

No one method or tool can serve all purposes. We need to support all different kinds. From past experience, we have learned what kinds can have the most impact. To be attractive to practitioners, methods and tools should satisfy the following criteria. We realize that some of these criteria are ideals, but they are still good to strive for.

- **Early payback**. Methods and tools should provide significant benefits almost as soon as people begin to use them.
- **Incremental gain for incremental effort**. Benefits should increase as developers get more adept or put more effort into writing specifications or using tools.
- **Multiple use**. It should be possible to amortize the cost of a method or tool over many uses. For example, it should be possible to derive benefits from a single specification at several points in a program's life cycle: in design analysis, code optimization, test case generation, and regression testing.
- **Integrated use**. Methods and tools should work in conjunction with each other and with common programming languages and techniques. Developers should not have to "buy into" a new methodology completely to begin receiving benefits. The use of tools for formal methods should be integrated with that of tools for traditional software development, e.g., compilers and simulators.
- **Ease of use**. Tools should be as easy to use as compilers, and their output should be as easy to understand.
- **Efficiency**. Tools should make efficient use of a developer's time. Turnaround time with an interactive tool should be comparable to that of normal compilation. Developers are likely to be more patient, however, with completely automatic tools that perform more extensive analysis.
- **Ease of learning**. Notations and tools should provide a starting point for writing formal specifications for developers who would not otherwise write them. The knowledge of formal specifications needed to start realizing benefits should be minimal.

- **Error detection oriented**. Methods and tools should be optimized for finding errors, not for certifying correctness. They should support generating counterexamples as a means of debugging.
- **Focused analysis**. Methods and tools should be good at analyzing at least one aspect of a system well, e.g., the control flow of a protocol. They need not be good at analyzing all aspects of a system.
- **Evolutionary development**. Methods and tools should support evolutionary system development by allowing partial specification and analysis of selected aspects of a system.

More ambitiously, rather than build a single tool, we can build "meta-tools" which themselves produce tools customized for a particular problem domain [SMC+96], formal notation [CMS95], or logic [Gor87, KW96]. These meta-tools, like compiler generators, provide an automatic way to build specialized model checkers or proof checkers.

Finally, for any new method or tool, its developer should state explicitly what its strengths, limitations, modeling assumptions, ease of integration with other methods and tools, and start-up costs are. Clear selection criteria help potential users decide what method or tool is most appropriate for the problem at hand.

3.3. Integration of Methods

Given that no one formal method is likely to be suitable for describing and analyzing every aspect of a complex system, a practical approach is to use different methods in combination. When combining methods it is important to consider both:

- Finding a suitable style for using different methods together; and
- Finding a suitable meaning for using different methods together.

Very often neither is addressed adequately. Failure to find a suitable style misses out on the true advantages of combining methods. For example, the Z school stresses the importance of presentation of specifications in an accessible form, with plenty of natural language. This emphasis has helped in popularizing its notation. Any combination must preserve this style of presentation.

Failure to attend to the theoretical foundations of the combination misses out on the true advantages of formality. In chemistry, a distinction is drawn between a *mixture* and a *compound*. In a mixture, the ingredients merely mingle together; in a compound, the ingredients become chemically united. So it is with combining different formal methods. If the meaning of the combination is not properly explained, then the result is merely a mixture: nothing more can be deduced from the joint description than from the separate ones. If the meaning of the combination is explained, then the result is much more powerful. It then becomes possible to have two views of a system specification, and to reason with and refine one view, and to understand the consequences in the other view.

3.3.1. Model Checking and Theorem Proving

One of the most promising directions in method integration is in combining model checking and theorem proving [KL93, RSS95, B+96a], ideally to benefit from the advantages of both approaches. One way is to employ model checking as a decision procedure within a deductive framework, as is done in tools such as PVS and STeP. For example, a sufficiently expressive logic can be used to define temporal operators over finite state transition systems in terms of maximal or minimal fixed points. For finite state transition systems,

these fixed points can be evaluated using a model checker as a decision procedure. For structures with unbounded state spaces, the temporal properties can be verified by means of fixed point induction.

Another way of combining deductive and model checking approaches is to use deduction to obtain a finite state abstraction of an implementation that can be verified using model checking. Such abstractions are commonly used in preparing a problem for model checking but are seldom rigorously verified. Deduction can also be used to verify assumption-commitment proof obligations generated by composing component implementations that have been separately verified by means of model checking. Induction can be combined with model checking to verify systems composed of networks of finite state processes.

3.3.2. Integration with the System Development Process

Formal methods can complement less formal methods that are used in the overall system development process. They could be used not instead of, but in addition to, informal methods, as was done by Praxis in the CDIS example. So far formal methods have shown their strength in their use in specification and verification. It is worth exploring how they can be used in requirements analysis, refinement, and testing.

- **Requirements analysis** necessarily deals with customers who often have an imprecise idea of what they want; formal methods can help customers nail down their system requirements more precisely.
- **Refinement** is the reverse of verification; it is the process of taking one level of specification (or implementation) and through a series of "correctness-preserving transformations" synthesizing a lower-level specification (or implementation). Although much theoretical work on refinement has been done, the results have not transferred to practice yet.
- **Testing** is an area that is one of the most costly in all software projects. Formal methods can play a role in the validation process, e.g., using formal specifications to generate test suites [ROM89], and using model and proof checking tools to determine formal relationships between specifications and test suites and between test suites and code.

3.4. Education and Technology Transfer

Education is vital to the success of the formal methods. There are different kinds of audiences:

- **Our research peers**. Some of our greatest skeptics are our own colleagues. We can overcome this skepticism by collaborating with them and their students on systems that they care about.
- **Practitioners**. Technology transfer should be taken very seriously from the very beginning. The recent spread of formal methods is directly related to efforts made by researchers in teaching their techniques to industry.

  For effective technology transfer, however, we must keep in mind that success for industry depends on: timely delivery, continuously-enhanced functionality, understanding customers' needs, re-use of legacy code, commitment to quality, elimination of errors, cost-effective development, and real-time performance.
- **Students, at all levels**. Some graduate programs now incorporate formal methods in their curricula [GAJ+95, Oxf96]. Educators are starting to consider teaching formal methods at the undergraduate level. Students need to understand not just how to build single stand-alone programs from scratch, but also how to construct large systems, perhaps using off-the-shelf components and how to maintain legacy code; they need to know not just how to code, but also how to do high-level system design.

4. Concluding Remarks

Commercial pressure to produce higher-quality software is always increasing. Formal methods have already demonstrated success in specifying commercial and safety-critical software; and in verifying protocol standards and hardware designs. In the future, we expect that the role of formal methods in the entire system development process will increase, especially as the tools and methods successful in one domain carry over to others. Progress, however, will strongly depend on continued support for basic research on new specification languages and new verification techniques.

Ideally, system developers would all be trained sufficiently well that they would not even think that they are using a formal method or tool. They would routinely use the mathematics underlying the notation of a formal specification language as simply a means of communicating ideas to others on their team or of documenting their own design decisions. They would routinely use tools like model and proof checkers with as much ease as they use compilers. Therefore, as researchers in and educators of formal methods, we should strive to make our notations and tools accessible to non-experts.

Towards this ideal, however, it makes sense to cultivate a new career path for specialists in formal methods. They could be experts in the use of one method or tool, or they could be knowledgeable in many, offering their advice on which to use for a given application. Wing envisioned over ten years ago the idea of *specification firms* [Win85], analogous to architecture and law firms, whose employees would be hired for their skills in formal methods. This vision has been realized by the growth both in the number of in-house teams that consult on projects within large corporations (e.g., AT&T and Intel) and in the number of independent companies (e.g., Computational Logic, Inc., Kestrel Institute, and ORA) that specialize in the use of formal methods and do contract work for industry and government agencies. Some companies, such as Praxis, use formal methods as a routine part of their development process.

Finally, for further reading, see the April 1996 issue of *IEEE Computer*, which contains a roundtable discussion on formal methods, and the June 1996 issue of *IEEE Spectrum*, which gives an overview of model checking. On-line forums include the net newsgroup, `comp.specification`, and its subnewgroups for specific methods; and the formal methods mailing list, `fsdm@cs.uq.oz.au`. The Oxford University's web page

`http://www.comlab.ox.ac.uk/archive/formal-methods.html`

points to a wealth of information about formal methods, including papers, reports, tools, conferences, journals, projects, and people.

References

[A+90] G. Archinoff et al. Verification of the shutdown system software at the Darlington Nuclear Generating System. In *Intl. Conf. on Control and Instrumentation in Nuclear Installations*, Glasgow, Scotland, May 1990.

[ABR96] A. Arnold, D. Begay, and J.-P. Radoux. The embedded software of an electricity meter: An experience in using Formal Methods in an industrial project. *Science of Computer Programming*, 1996.

[AHH96] R. Alur, T.A. Henzinger, and P.-H. Ho. Automatic symbolic verification of embedded systems. *IEEE Transactions on Software Engineering*, 22(3):181–201, 1996.

[AK95] David P. Appenzeller and Andreas Kuehlmann. Formal verification of a PowerPC microprocessor. In *Proceedings of the IEEE International Conference on Computer Design (ICCD'95)*, pages 79–84, Austin, TX, October 1995.

[B+96a] N. Bjørner et al. STeP: Deductive-algorithmic verification of reactive and real-time systems. In *Proc. of the 8th International Conference on Computer-Aided Verification*, number 1102 in Lecture Notes in Computer Science, pages 415–418. Springer-Verlag, July 1996.

[B+96b] R.K. Brayton et al. VIS: A system for verification and synthesis. In *Proc. of the 8th International Conference on Computer-Aided Verification*, number 1102 in Lecture Notes in Computer Science, pages 423–427. Springer-Verlag, July 1996.

[Bar89] G. Barrett. Formal methods applied to a floating-point number system. *IEEE Trans. on Soft. Eng.*, 15(5):611–621, May 1989.

[Bar95] G. Barrett. Model checking in practice: The t9000 virtual channel processor. *IEEE Trans. on Soft. Eng.*, 21(2):69–78, February 1995.

[BCDM86] M. C. Browne, E. M. Clarke, D. L. Dill, and B. Mishra. Automatic verification of sequential circuits using temporal logic. *IEEE Transactions on Computers*, C-35(12):1035–1044, 1986.

[BCL+94] Jerry R. Burch, Edmund M. Clarke, David E. Long, Kenneth L. McMillan, and David L. Dill. Symbolic model checking for sequential circuit verification. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, 13(4):401–424, April 1994.

[Bea91] S. Bear. An overiew of HP-SL. In *Proc. of VDM'91: Formal Development Methods*, volume 551 of *Lecture Notes in Computer Science*. Springer-Verlag, 1991.

[BGK+96] J. Bengtsson, W.O.D. Griffioen, K.J. Kristoffersen, K.G. Larsen, F. Larsson, P. Pettersson, and W. Yi. Verification of an audio protocol with bus collision using UppAal. In R. Alur and T.A. Henzinger, editors, *CAV 96: Computer-aided Verification*, Lecture Notes in Computer Science 1102, pages 244–256. Springer-Verlag, 1996.

[BKM96] B. Brock, M. Kaufmann, and J S. Moore. Heavy inference: Theorems about commercial microprocessors. In M. Srivas and A. Camilleri, editors, *Formal Methods in Computer-Aided Design (FMCAD'96)*, page (to appear). Springer-Verlag, November 1996.

[BM79] R. S. Boyer and J S. Moore. *A Computational Logic*. Academic Press, New York, 1979.

[BM88] R. S. Boyer and J S. Moore. *A Computational Logic Handbook*. Academic Press, New York, 1988.

[Bos95] A. Boswell. Specification and validation of a security policy model. *IEEE Trans. on Software Engineering*, 21(2):63–68, February 1995.

[BPV94] D. Bosscher, I. Polak, and F. Vaandrager. Verification of an audio-control protocol. In H. Langmaack, W.-P. de Roever, and J. Vytopil, editors, *FTRTFT 94: Formal Techniques in Real-time and Fault-tolerant Systems*, Lecture Notes in Computer Science 863, pages 170–192. Springer-Verlag, 1994.

[Bry86] R. E. Bryant. Graph-based algorithms for boolean function manipulation. *IEEE Trans. on Computers*, C-35(8), 1986.

[BY96] R.S. Boyer and Y. Yu. Automated proofs of object code for a widely used microprocessor. *Journal of the ACM*, 43(1):166–192, January 1996.

[C+86] R. Constable et al. *Implementing Mathematics with the NuPRL Proof Development Environment*. Prentice-Hall, 1986.

[CCF+95] Cristina Cornes, Judicaël Courant, Jean-Christophe Filliâtre, Gérard Huet, Pascal Manoury, Christine Paulin-Mohring, César Mu noz, Chetan Murthy, Catherine Parent, Amokrane Saïbi, and Benjamin Werner. The coq proof assistant reference manual version 5.10. Technical Report 177, INRIA, July 1995. `http://pauillac.inria.fr/coq/systeme_coq-eng.html`.

[CDDM92] M. Carnot, C. DaSilva, B. Dehbonei, and F. Meija. Error-free software development for critical systems using the B-methodology. In *Third International IEEE Symposium on Software Reliability Engineering*, 1992.

[CE81] E. M. Clarke and E. A. Emerson. Synthesis of synchronization skeletons for branching time temporal logic. In *Logic of Programs: Workshop, Yorktown Heights, NY, May 1981*, volume 131 of *Lecture Notes in Computer Science*. Springer-Verlag, 1981.

[CES86] E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. *ACM TOPLAS*, 8(2):244–263, 1986.

[CGH+93] E. M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. E. Long, K. L. McMillan, and L. A. Ness. Verification of the Futurebus+ cache coherence protocol. In *Proc. CHDL*, 1993.

[CGL92] E. M. Clarke, O. Grumberg, and D. E. Long. Model checking and abstraction. In *Proc. of Principles of Prog. Lang.*, 1992.

[CGM+96] Ghassan Chehaibar, Hubert Garavel, Laurent Mounier, Nadia Tawbi, and Ferruccio Zulian. Specification and verification of the powerscale bus arbitration protocol: An industrial experiment with LOTOS. In *Proceedings of FORTE/PSTV'96*, Kaiserslautern (Germany), 1996. Chapman & Hall.

[CGR93a] D. Craigen, S. Gerhart, and T. Ralston. An international survey of industrial applications of formal methods. Technical Report NIST GCR 93/626 (vols. 1 and 2), U.S. National Institute of Standards and Technology, March 1993. Also published by the U.S. Naval Research Laboratory (Formal Rep. 5546-93-9582, Spet. 1993), and the Atomic Energy Control Board of Canada.

[CGR93b] D. Craigen, S. Gerhart, and T. Ralston. Observations on industrial practice using formal methods. In *Proc. 15th Int. Conf. on Software Eng.*, May 1993.

[CGR94] D. Craigen, S. Gerhart, and T. Ralston. Formal methods in critical systems. *IEEE Software*, 11(1), January 1994.

[CGR95] D. Craigen, S. Gerhart, and T. Ralston. Formal methods reality check: Industrial usage. *IEEE Trans. on Software Engineering*, 21(2):90–98, February 1995.

[CGZ96] E.M. Clarke, S.M. German, and X. Zhao. Verifying the SRT division algorithm using theorem proving techniques. In *Proc. of the 8th International Conference on Computer-Aided Verification*, number 1102 in Lecture Notes in Computer Science, pages 111–122. Springer-Verlag, July 1996.

[Cha92] J.A. Chaves. Formal methods at AT&T: An industrial usage report. In *Proc. Formal Description Techniques IV – 1991*, pages 83–90, North-Holland, 1992.

[CK96] E.M. Clarke and R.P. Kurshan. Computer-Aided Verification. *IEEE Spectrum*, 33(6):61–67, (1996).

[CKM+88] D. Craigen, S. Kromodimoeljo, I. Meisels, A. Neilson, B. Pase, and M. Saaltink. m-EVES: A tool for verifying software. In *Proceedings of the 10th International Conference on Software Engineering*, pages 324–333, Singapore, April 1988.

[CKSW87] G.H. Chisolm, J. Kljaich, B.T. Smith, and A.S. Wojcik. An approach to the verification of a fault-tolerant, computer-based reactor safety system: A case study using automated reasoning (volume 1, interim report). Technical Report NP-4924, Electric Power Research Institute, Palo Alto, CA, January 1987. Prepared by Argonne National Laboratory.

[CM88] K.M. Chandy and J. Misra. *Parallel Program Design*. Addison-Wesley, 1988.

[CMS95] R. Cleaveland, E. Madelaine, and S. Sims. Generating front ends for verification tools. In E. Brinksma, R. Cleaveland, K.G. Larsen, and B. Steffen, editors, *Tools and Algorithms for the Construction and Analysis of Systems (TACAS '95)*, volume 1019 of *Lecture Notes in Computer Science*, pages 153–173, Aarhus, Denmark, May 1995. Springer-Verlag.

[CPS93] R. Cleaveland, J. Parrow, and B. Steffen. The Concurrency Workbench: A semantics-based tool for the verification of concurrent systems. *ACM TOPLAS*, 15(1):36–72, January 1993.

[CRP96] Jose Calero, Carlos Roman, and Gary De Palma. A practical design case using formal verification. In *Proc. of Design-SuperCon'97*, 1996. Submitted abstract.

[CS95] Martin Croxford and James Sutton. Breaking through the V and V bottleneck. In *Proceedings of Ada in Europe 1995*. Springer-Verlag, 1995.

[CZ93] Edmund Clarke and Xudong Zhao. Analytica: A theorem prover for Mathematica. *The Mathematica Journal*, pages 56–71, 1993.

[D+84] G. Dinolt et al. Multinet gateway—towards A1 certification. In *IEEE Symp. on Security and Privacy*, 1984.

[DB95] D. Déharbe and D. Borrione. Semantics of a verification-oriented subset of VHDL. In P.E. Camurati and H. Eveking, editors, *CHARME'95, Correct Hardware Design and Verification Methods*, volume 987 of *Lecture Notes in Computer Science*, pages 293–310, Frankfurt, Germany, October 1995. Springer-Verlag.

[DDHY92] David L. Dill, Andreas J. Drexler, Alan J. Hu, and C. Han Yang. Protocol verification as a hardware design aid. In *IEEE International Conference on Computer Design: VLSI in Computers and Processors*, pages 522–525, 1992.

[DDK96] Werner Damm and Carlos Delgado-Kloos. *Practical Formal Methods for Hardware Design.* Lecture Notes in Computer Science. Springer-Verlag, 1996. To appear.

[DG90] N. Delisle and D. Garlan. A formal specification of an oscilloscope. *IEEE Software*, 7(5):29–36, September 1990.

[DG96] G. DePalma and A. Glaser. Formal verification augments simulation. *Electronic Engineering Times*, page 56, January 1996.

[DJS95] W. Damm, B. Josko, and R. Schlör. *Specification and Validation methods for Programming Languages and Systems*, chapter Specification and verification of VHDL-based system-level hardware designs, pages 331–410. Oxford University Press, 1995.

[DY95] C. Daws and S. Yovine. Two examples of verification of multirate timed automata with KRONOS. In *Proc. 1995 IEEE Real-Time Systems Symposium, RTSS'95*, Pisa, Italy, December 1995. IEEE Computer Society Press.

[ECB96] W. Elseaidy, R. Cleaveland, and J. Baugh. Modeling and verifying active structural control systems. *Science of Computer Programming*, 1996. To appear. A preliminary version of this paper appears in the *Proceedings of the 1994 Real-Time Systems Symposium.*

[FGK+96] Jean-Claude Fernandez, Hubert Garavel, Alain Kerbrat, Radu Mateescu, Laurent Mounier, and Mihaela Sighireanu. CADP (CÆSAR/ALDEBARAN development package): A protocol validation and verification toolbox. In Rajeev Alur and Thomas A. Henzinger, editors, *Proceedings of the 8th Conference on Computer-Aided Verification (New Brunswick, New Jersey, USA)*, Lecture Notes in Computer Science, Berlin, August 1996. Springer-Verlag. To appear.

[FSS+94] Th. Filkorn, H.A. Schneider, A. Scholz, A. Strasser, and P. Warkentin. SVE User's Guide. Technical Report ZFE BT SE 1-SVE-1, Siemens AG, Corporate Research and Development, Munich, 1994.

[GAJ+95] D. Garlan, G. Abowd, D. Jackson, J. Tomayko, and J.M. Wing. The CMU Master of Software Engineering Core Curriculum. In *Proceedings of the Eighth SEI Conference on Software Engineering Education (CSEE)*, volume 895 of *Lecture Notes in Computer Science*, pages 65–86, New Orleans, March 1995. Springer-Verlag.

[GG88] S. J. Garland and J. V. Guttag. Inductive methods for reasoning about abstract data types. In *Proc. of the 15th Symposium on Principles of Programming Languages*, pages 219–228, 1988.

[GH90] G. Guiho and C. Hennebert. SACEM software validation. In *Twelfth International Conf. on Software Engineering*, 1990.

[GH93] J.V. Guttag and J.J. Horning. *Larch: Languages and Tools for Formal Specification*. Springer-Verlag, 1993. Written with S.J. Garland, K.D. Jones, A. Modet, and J.M. Wing.

[GMW79] M. J. Gordon, A. J. Milner, and C. P. Wadsworth. *Edinburgh LCF*, volume 78 of *Lecture Notes in Computer Science*. Springer-Verlag, 1979.

[Gor87] M. Gordon. HOL: A proof generating system for higher-order logic. In *VLSI Specification, Verification and Synthesis*. Kluwer, 1987.

[GPVW95] R. Gerth, D. Peled, M. Y. Vardi, and P. Wolper. Simple on-the-fly automatic verification of linear temporal logic. In *Proc. IFIP/WG6.1 Symp. on Protocol Specification, Testing, and Verification*, Warsaw, Poland, June 1995.

[Hal96] Anthony Hall. Using formal methods to develop an ATC information system. *IEEE Software*, 12(6):66–76, March 1996.

[Har87] D. Harel. Statecharts: A visual formalism for complex systems. *Science of Computer Programming*, 8:231–274, 1987. Preliminary version: Tech. Report CS84-05, The Weizmann Institute of Science, Rehovot, Israel, February 1984.

[Har92] D. Harel. Biting the silver bullet: Toward a brighter future for system development. *IEEE Computer*, 25(1):8–20, January 1992.

[HBK93] R. Hojati, R. Brayton, and R. Kurshan. BDD-based debugging of designs using language containment and fair CTL. In Costas Courcoubetis, editor, *Proceedings of the 5th International Conference on Computer-Aided Verification*, number 697 in Lecture Notes in Computer Science, pages 41–57. Springer-Verlag, 1993.

[Hen80] K.L. Heninger. Specifying software requirements for complex systems: New techniques and their application. *IEEE Trans. on Soft. Eng.*, 6(1):2–13, January 1980.

[HK90] Z. Har'El and R. P. Kurshan. Software for analytical development of communications protocols. *AT&T Bell Laboratories Technical Journal*, 69(1):45–59, Jan.–Feb. 1990.

[HK91] I. Houston and S. King. CICS project report: Experiences and results from using Z. In *Proc. of VDM'91: Formal Development Methods*, volume 551 of *Lecture Notes in Computer Science*. Springer-Verlag, 1991.

[HL96] M.P.E. Heimdahl and N.G. Leveson. Completeness and consistency in hierarchical state-based requirements. *IEEE Transactions on Software Engineering*, SE-22(6):363–377, June 1996.

[HNSY94] Thomas A. Henzinger, Xavier Nicollin, Joseph Sifakis, and Sergio Yovine. Symbolic model checking for real-time systems. *Information and Computation*, 111:111–244, 1994.

[Hoa85] C. A. R. Hoare. *Communicating Sequential Processes*. Prentice-Hall International, 1985.

[Hol91] G.J. Holzmann. *Design and Validation of Computer Protocols*. Prentice-Hall, Englewood Cliffs, New Jersey, 1991.

[Hol92] G.J. Holzmann. Practical methods for the formal validation of SDL specifications. *Computer Communications*, March 1992. Special issue on Practical Uses of FDT's.

[Hol94] G.J. Holzmann. The theory and practice of a formal method: NewCoRe. In *Proc. IFIP World Computer Congress*, Hamburg, Germany, August 1994.

[HP89] G.J. Holzmann and J. Patti. Validating SDL specifications: An experiment. In C. Vissers and E. Brinksma, editors, *Proc. 9th Int. Conf on Protocol Specification, Testing, and Verification, INWG/IFIP*, Twente, Neth., June 1989.

[HP94] G.J. Holzmann and Doron Peled. An improvement in formal verification. In *Proc. FORTE94*, Berne, Switzerland, October 1994.

[HW95] P.-H. Ho and H. Wong-Toi. Automated analysis of an audio control protocol. In P. Wolper, editor, *CAV 95: Computer-aided Verification*, Lecture Notes in Computer Science 939, pages 381–394. Springer-Verlag, 1995.

[ISO87] ISO. Information Systems Processing–Open Systems Interconnection—LOTOS. Technical report, International Standards Organization DIS 8807, 1987.

[Jac95] J. Jacky. Specifying a safety-critical control system in Z. *IEEE Trans. on Software Engineering*, 21(2):99–106, February 1995.

[Jon86] C. B. Jones. *Systematic Software Development Using VDM*. Prentice-Hall International, New York, 1986.

[JPO96] L.J. Jagadeesan, C. Puchol, and J.E. Von Olnhausen. A formal approach to reactive systems software: A telecommunications application in Esterel. *Formal Aspects of Computing*, 8(2):123–151, March 1996.

[JPZ96] Ryszard Janicki, David L. Parnas, and Jeffery Zucker. Tabular representations in relational documents. In C. Brink, editor, *Relational Methods in Computer Science*. Springer-Verlag, 1996. To appear.

[Kal94] Markus Kaltenbach. Model checking for UNITY. Technical Report TR94-31, The University of Texas at Austin, December 1994.

[KD90] D.R. Kuhn and J.F. Dray. Formal specification and verification of control software for cryptographic equipment. In *Sixth Computer Security Applications Conference*, 1990.

[Kin94] Trevor King. Formalising British Rail's signalling rules. In *FME'94: Industrial Benefit of Formal Methods*, volume 873 of *Lecture Notes in Computer Science*, pages 45–54. Springer-Verlag, 1994.

[KL93] R.P. Kurshan and L. Lamport. Verification of a Multiplier: 64 Bits and Beyond. In C. Courcoubetis, editor, *Computer Aided Verification*, volume 697 of *Lecture Notes in Computer Science*, pages 166–179. Springer-Verlag, 1993.

[KM87] D. Kapur and D. Musser. Proof by consistency. *Artificial Intelligence*, 31:125–157, 1987.

[KM95] M. Kaufmann and J S. Moore. *ACL2: A Computational Logic for Applicative Common Lisp, The User's Manual (Version 1.8).* ftp://ftp.cli.com/pub/acl2/v1-8/acl2-sources/doc/HTML/acl2-doc.html, 1995.

[KSL95] Andreas Kuehlmann, Arvind Srinivasan, and David P. LaPotin. Verity - a formal verification program for custom CMOS circuits. *IBM Journal of Research and Development*, 39(1/2):149–165, 1995.

[KSW89] J. Kljaich, B.T. Smith, and A.S. Wojcik. Formal verification of fault tolerance using theorem-proving techniques. *IEEE Transactions on Computers*, 38:366–376, March 1989.

[Kur94a] R. P. Kurshan. *Computer-Aided Verification of Coordinating Processes.* Princeton University Press, 1994.

[Kur94b] R. P. Kurshan. The Complexity of Verification. In *Proc. 26th ACM Symposium on Theory of Computing (STOC)*, pages 365–371, Montreal, 1994.

[KW96] D. Kindred and J.M. Wing. Fast, automatic checking of security protocols. In *Proc. of the USENIX Workshop on Electronic Commerce Protocols*, 1996. To appear.

[Lam84] L. Lamport. The temporal logic of actions. *ACM TOPLAS*, pages 872–923, May 1984.

[Les83] P. Lescanne. Computer experiments with the REVE term rewriting system generator. In *Proceedings of the 10th Symposium on Principles of Programming Languages*, pages 99–108, Austin, Texas, January 1983.

[Lon93] D. L. Long. *Model Checking, Abstraction, and Compositional Reasoning.* PhD thesis, Carnegie Mellon Computer Science Department, 1993.

[Low96] G. Lowe. Breaking and fixing the Needham-Schroder public-key protocol using FDR. In *Tools and Algorithms for the Construction and Analysis of Systems*, volume 1055 of *Lecture Notes in Computer Science*. Springer-Verlag, March 1996.

[LP92] Zhaohui Luo and Robert Pollack. LEGO proof development system: User's manual. Technical Report ECS-LFCS-92-211, Computer Science Dept., University of Edinburgh, May 1992.

[LT87] N. Lynch and M. Tuttle. Hierarchical correctness proofs for distributed algorithms. Technical report, MIT Laboratory for Computer Science, Cambridge, MA, April 1987.

[McM93] K. L. McMillan. *Symbolic Model Checking: An Approach to the State Explosion Problem.* Kluwer Academic Publishers, 1993.

[Mil80] A.J.R.G. Milner. *A Calculus of Communicating Systems*, volume 92 of *Lecture Notes in Computer Science*. Springer-Verlag, 1980.

[MLK96] J S. Moore, T. Lynch, and M. Kaufmann. A mechanically checked proof of the correctness of the AMD5K86 floating point division algorithm. `http://devil.ece.utexas.edu:80/ lynch/divide/divide.html`, 1996.

[MP91] Z. Manna and A. Pnueli. *The Temporal Logic of Reactive and Concurrent Systems: Specification.* Springer-Verlag, New York, 1991.

[MS95] Steven P. Miller and Mandayam Srivas. Formal verification of the AAMP5 microprocessor: A case study in the industrial use of formal methods. In *WIFT '95: Workshop on Industrial-Strength Formal Specification Techniques*, pages 2–16, Boca Raton, FL, 1995. IEEE Computer Society.

[MZ95] Peter Mataga and Pamela Zave. Multiparadigm specification of an AT&T switching system. In Michael G. Hinchey and Jonathan P. Bowen, editors, *Applications of Formal Methods*, pages 375–398. Prentice-Hall International, 1995.

[NHWG89] M. Nielsen, K. Havelund, K.R. Wagner, and C. George. The RAISE language, method and tools. *Formal Aspects of Computing*, 1:85–114, 1989.

[ORS92] S. Owre, J. Rushby, and N. Shankar. PVS: A prototype verification system. In D. Kapur, editor, *11th International Conference on Automated Deduction (CADE)*, volume 607 of *Lecture Notes in Artificial Intelligence*, pages 748–752. Springer-Verlag, June 1992.

[Oxf96] Oxford. `http://www.comlab.ox.ac.uk/igdp/` . Master's of Science in Software Engineering, 1996.

[Pel96] Doron Peled. Combining partial order reductions with on-the-fly model-checking. *Journal of Formal Methods in Systems Design*, 8 (1):39–64, 1996. Also appeared in the *Proc. of the 6th International Conference on Computer Aided Verification 1994*, Stanford CA, USA, Lecture Notes in Computer Science 818, Springer-Verlag, 377-390.

[Pnu81] A. Pnueli. A temporal logic of concurrent programs. *Theoretical Computer Science*, 13:45–60, 1981.

[QS81] J.P. Queille and J. Sifakis. Specification and verification of concurrent systems in CÆSAR. In *Proc. of Fifth ISP*, 1981.

[RdS90] V. Roy and R. de Simone. Auto/Autograph. In E.M. Clarke and R.P. Kurshan, editors, *Computer-Aided Verification '90*, volume 3 of *DIMACS Series on Discrete Mathematics and Theoretical Computer Science*, pages 235–250, Piscataway, NJ, June 1990. American Mathematical Society.

[ROM89] D.J. Richardson, T.O. O'Malley, and C. Tittle Moore. Approaches to specification-based testing. In *ACM SIGSOFT 89: Third Symposium on Software Testing, Analysis, and Verification*, December 1989.

[Ros94] A.W. Roscoe. Model-checking CSP. In A.W. Roscoe, editor, *A Classical Mind: Essays in Honour of C.A.R. Hoare*. Prentice-Hall, 1994.

[RSS95] S. Rajan, N. Shankar, and M.K. Srivas. An integration of model-checking with automated proof checking. In Pierre Wolper, editor, *Computer-Aided Verification, CAV '95*, volume 939 of *Lecture Notes in Computer Science*, pages 84–97, Liege, Belgium, June 1995. Springer-Verlag.

[RSS96] H. Rueß, N. Shankar, and M.K. Srivas. Modular verification of SRT division. In *Proc. of the 8th International Conference on Computer-Aided Verification*, number 1102 in Lecture Notes in Computer Science, pages 123–134. Springer-Verlag, July 1996.

[Rus96] D. Russinoff. A mechanically checked proof of the correctness of the AMD K5 floating-point square root algorithm. Submitted, July 1996.

[SMC+96] B. Steffen, T. Margaria, A. Claßen, V. Braun, and M. Reitenspieß. An environment for the creation of intelligent network services. In Int. Engineering Consortium, editor, *Intelligent Networks: IN/AIN Technologies, Operations, Services, and Applications – A Comprehensive Report*, pages 287–300, Chicago IL, 1996. Invited contribution. Also invited to the *Annual Review of Communications*, IEC, 1996, pp. 919–935.

[SMCB96] B. Steffen, T. Margaria, A. Claßen, and V. Braun. The Meta '95 environment. In *Proc. of CAV'96*, Lecture Notes Computer Science, New Brunswick, NJ, July 1996. Springer-Verlag. Experience Report for the Industry Day.

[SPC93] SPC. Consortium requirements engineering guidebook. Technical Report SPC-92060-CMC version 01.00.09, Software Productivity Consortium, Herndon, VA, 1993.

[Spi88] J. M. Spivey. *Introducing Z: a Specification Language and its Formal Semantics*. Cambridge University Press, Cambridge, 1988.

[VW86] M. Y. Vardi and P. Wolper. An automata-theoretic approach to automatic program verification. In *Proc. of Logic in Computer Science*, 1986.

[Win85] J.M. Wing. Specification firms: A vision for the future. In *Proceedings of the Third International Workshop on Software Specification and Design*, pages 241–243, London, August 1985.

[Zav95] Pamela Zave. Secrets of call forwarding: A specification case study. In *Proceedings of the Eighth International IFIP Conference on Formal Description Techniques for Distributed Systems and Communications Protocols (FORTE '95)*, pages 153–168. Chapman & Hall, 1995.

[ZJ96] Pamela Zave and Michael Jackson. Where do operations come from? A multiparadigm specification technique. *IEEE Transactions on Software Engineering*, 22(7):508–528, July 1996.